首页> 外文OA文献 >Massive MIMO with Non-Ideal Arbitrary Arrays: Hardware Scaling Laws and Circuit-Aware Design
【2h】

Massive MIMO with Non-Ideal Arbitrary Arrays: Hardware Scaling Laws and Circuit-Aware Design

机译:具有非理想任意阵列的大规模MIMO:硬件缩放定律和电路感知设计

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

Massive multiple-input multiple-output (MIMO) systems are cellular networks where the base stations (BSs) are equipped with unconventionally many antennas, deployed on co-located or distributed arrays. Huge spatial degrees-of-freedom are achieved by coherent processing over these massive arrays, which provide strong signal gains, resilience to imperfect channel knowledge, and low interference. This comes at the price of more infrastructure; the hardware cost and circuit power consumption scale linearly/affinely with the number of BS antennas N  . Hence, the key to cost-efficient deployment of large arrays is low-cost antenna branches with low circuit power, in contrast to today's conventional expensive and power-hungry BS antenna branches. Such low-cost transceivers are prone to hardware imperfections, but it has been conjectured that the huge degrees-of-freedom would bring robustness to such imperfections. We prove this claim for a generalized uplink system with multiplicative phase-drifts, additive distortion noise, and noise amplification. Specifically, we derive closed-form expressions for the user rates and a scaling law that shows how fast the hardware imperfections can increase with N  while maintaining high rates. The connection between this scaling law and the power consumption of different transceiver circuits is rigorously exemplified. This reveals that one can make the circuit power increase as N − −  √   , instead of linearly, by careful circuit-aware system design
机译:大规模多输入多输出(MIMO)系统是蜂窝网络,其中基站(BS)配备了许多非常规天线,部署在同一位置或分布式阵列上。通过对这些大型阵列进行相干处理,可以实现巨大的空间自由度,从而提供强大的信号增益,对不完善的信道知识的适应能力以及较低的干扰。这是以更多基础设施为代价的。硬件成本和电路功耗与BS天线数量N成线性/近似关系。因此,与当今传统的昂贵且耗电的BS天线分支相比,大型阵列的经济高效部署的关键是具有低电路功率的低成本天线分支。这种低成本的收发器易于出现硬件缺陷,但人们推测,巨大的自由度将为此类缺陷带来鲁棒性。我们证明了这种说法,适用于具有乘法相位漂移,加性失真噪声和噪声放大的通用上行链路系统。具体来说,我们导出用户费率的封闭式表达式和比例定律,该定律显示出硬件缺陷在保持高费率的情况下可以随着N增加的速度增加。严格举例说明了该缩放定律与不同收发器电路的功耗之间的关系。这表明通过仔细的电路感知系统设计,可以使电路功率增加为N−−√√,而不是线性增加

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号